

1 CLAIMS

2 We claim:

3 1. A memory cell comprising:
4 a steering element for providing enhanced current flow in one direction through the
5 steering element;
6 a state change element for retaining a programmed state, connected in series with
7 the steering element such that the steering element and state change element provide a two
8 terminal cell;
9 the steering element and state change element being vertically aligned with one
10 another.

11 2. The cell defined by claim 1 wherein the steering element is fabricated from
12 polysilicon.

13 3. The cell defined by claim 2 wherein the polysilicon is doped so as to form a
14 diode.

15 4. The cell defined by claim 1 wherein the steering element is a metal-
16 semiconductor Schottky diode.

17 5. The cell defined by claim 1 wherein the steering element is a junction field-
18 effect transistor with a gate connected to one of a source or drain region.

19
20
21
22
23

1 6. The cell defined by claim 1 wherein the steering element is a field-effect
2 transistor having an insulated gate connected to one of a source or drain regions.

3
4 7. The cell defined by claim 1 wherein the steering element is a PN junction
5 diode formed in amorphous semiconductor.

6
7 8. The cell defined by claim 1 wherein the steering element is a Zener diode.

8
9 9. The cell defined by claim 1 wherein the steering element is an avalanche
10 diode.

11
12 10. The cell defined by claim 1 wherein the steering element is a tunnel diode.

13
14 11. The cell defined by claim 1 wherein the steering element is a four -layer
15 diode (SCR).

16
17 12. The cell defined by claim 1 wherein the state change element is an antifuse.

18
19 13. The cell defined by claim 12 wherein the antifuse is formed from polysilicon.

20
21 14. The cell defined by claim 12 wherein the antifuse includes silicon dioxide.

22
23 15. The cell defined by claim 1 wherein the state change element is a dielectric-
24 rupture antifuse.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

16. The cell defined by claim 1 wherein the state change element is a polycrystalline semiconductor antifuse.

17. The cell defined by claim 1 wherein the state change element is an amorphous semiconductor antifuse.

18. The cell defined by claim 1 wherein the state change element is a metal filament electromigration fuse.

19. The cell defined by claim 1 wherein the state change element is a polysilicon resistor-fuse.

20. The cell defined by claim 1 wherein the state change element employs trap-induced hysteresis.

21. The cell defined by claim 1 wherein the state change element employs a ferroelectric capacitor.

22. The cell defined by claim 1 wherein the state change element employs a Hall effect device.

1 23. The cell defined by claim 1 wherein the steering element comprises a diode
2 and the state change element comprises an antifuse, and where the diode is able to carry a
3 sufficient current to change the state of the antifuse.

4
5 24. The cell defined by claim 1 wherein the steering element comprises a recrystallized
6 semiconductor.

7
8 25. The cell defined by claim 1 wherein the steering element and state change
9 element include amorphous silicon.

10
11 26. The cell defined by claim 1 wherein one of the terminals of the cell is
12 connected to a word line.

13
14 27. The cell defined by claim 26 wherein the other of the terminals of the cell is
15 connected to a bit line.

16
17 28. A memory cell comprising:
18 a pillar having a generally rectangular cross-section and having at one end a
19 steering element which more readily conducts current in one direction, and a state change
20 element located at the other end of the pillar, the state change element for recording a
21 state.

22
23 29. The memory cell defined by claim 28 wherein the steering element
24 comprises a diode.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

30. The memory cell defined by claim 29 wherein the diode comprises polysilicon.

31. The memory cell defined by claim 28 wherein the state change element comprises a , dielectric rupture antifuse.

32. The memory cell defined by claim 31 wherein the antifuse comprises a silicon dioxide layer sandwiched between two layers of polysilicon.

33. The memory cell defined by claim 28 having a first conductor in contact with the steering element, the first conductor having a width approximately equal to one dimension of the rectangular cross-section.

34. The memory cell defined by claim 33 having a second conductor in contact with the state change element, the second conductor having a width approximately equal to the other dimension of the rectangular cross-section.

35. A memory array comprising:
a first plurality of spaced-apart, parallel, substantially coplanar conductors;
a second plurality of spaced-apart, parallel, substantially coplanar conductors
disposed generally vertically above and spaced-apart from the first conductors, said first and second conductors being generally orthogonal to one another; and

1 a plurality of first memory cells, each cell disposed between one of the first and one
2 of the second conductors and located where a vertical projection of the first conductors
3 intersects the second conductors, the cells being vertically aligned with at least one of the
4 conductors.

5
6 36. The array defined by claim 35 wherein the cells are aligned with both the
7 first and second conductors.

8
9 37. The array defined by claim 35 wherein the cells each comprise a steering
10 element and a state change element.

11
12 38. A memory array comprising:
13 a first plurality of spaced-apart, parallel, substantially coplanar conductors;
14 a second plurality of spaced-apart, parallel, substantially coplanar conductors
15 disposed generally vertically above and spaced-apart from the first conductors, said first and
16 second conductors being generally orthogonal to one another; and
17 a plurality of first memory cells, each cell disposed between one of the first and one
18 of the second conductors and located where a vertical projection of the first conductors
19 intersects the second conductors;
20 a third plurality of spaced-apart, parallel, substantially coplanar conductors disposed
21 generally vertically above and spaced-apart from the second conductors, the third
22 conductors running in the same direction as the first conductors;

1 a plurality of second memory cells, each cell disposed between one of the second
2 conductors and one of the third conductors and located where a vertical projection of the
3 second conductors intersects the third conductors.

4
5 39. The array defined by claim 38 wherein first cells and second cells are in
6 vertical alignment with one another.

7
8 40. The array defined by claim 38 wherein the first cells and second cells are
9 staggered from one another.

10
11 41. The array defined by claim 38 wherein each of the first cells and the second
12 cells comprise a steering element and a state change element.

13
14 42. The array defined by claim 41 wherein the steering elements of the first and
15 second cells are connected to the second conductors.

16
17 43. The array defined by claim 41 wherein the state change elements of the
18 first and second cells are connected to the second conductors.

19
20 44. The array defined by claim 38 wherein the first and second cells have a
21 generally rectangular cross-section.

22
23 45. The array defined by claim 38 wherein the first and second cells comprise
24 polysilicon and silicon dioxide.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

46. The array defined by claim 38 wherein the first and second cells comprise polysilicon.

47. The array defined by claim 38 wherein the array is fabricated on a silicon substrate.

48. The array defined by claim 47 includes a first contact extending from one of the second conductors to a first region in the substrate.

49. The array defined by claim 48 including a second contact extending from one of the first conductors to a second region in the substrate.

50. The array defined by claim 38 wherein the first and second conductors include a refractory metal.

51. The array defined by claim 50 wherein the refractory metal is tungsten.

52. The array defined by claim 38 wherein the first and second conductors are a silicide.

53. A memory array comprising:
a plurality of conductors on levels 1, 2, 3, 4... where the levels are parallel and spaced-apart, the conductors in the odd numbered levels 1, 3... running in a first direction,

1 the levels in the even numbered levels 2, 4... running in a second direction, generally
2 perpendicular to first direction, and
3 a plurality of memory cells each having an input terminal and an output terminal, the cells
4 being disposed between conductors in each of the levels 1, 2, 3, 4... .

5
6 54. The array defined by claim 53 wherein the input terminals of the cells are
7 connected to the conductors in the odd numbered levels 1, 3... and the output terminals of
8 the cells are connected to the conductors in the even numbered levels 2, 4... .

9
10 55. The array defined by claim 53 wherein the output terminal of the cells are
11 connected to the conductors in the odd numbered levels 1, 3... and the input terminal of the
12 cells are connected to the conductors in the even numbered levels 2, 4... .

13
14 56. The array defined by claims 54 or 55 wherein the cells include a steering
15 element and a state change element coupled between the input and output terminals.

16
17 57. The array defined by claim 53 wherein the cells have a generally
18 rectangular cross-section.

19
20 58. The array defined by claim 53 wherein the cells comprise silicon and silicon
21 dioxide.

22
23 59. The array defined by claim 53 wherein the conductors of levels 1, 3... are in
24 vertical alignment with one another.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

60. The array defined by claim 53 wherein the conductors in one of the sets of levels 1, 3... and levels 2, 4... are staggered in the vertical direction.

61. The array defined by claim 53 wherein the conductors comprise polysilicon.

62. The array defined by claim 53 wherein the array is fabricated on a silicon substrate.

63. The array defined by claim 62 including a contact extending from one of the conductors in the odd numbered levels 1, 3, ... to the substrate.

64. The array defined by claim 62 including a contact extending from one of the conductors in the even numbered levels 2, 4, ... to the substrate.

65. The array defined by claim 62 including at least one contact extending from the highest level to the substrate.

66. The array defined by claim 62 wherein a contact is made up of several contacts, one for each of the layers.

67. A process for fabricating a memory array comprising:

(a) forming a first layer of conductive material;

(b) forming a plurality of second layers for defining memory cells on the first layer;

- 1 (c) patterning the second layers into a plurality of parallel, spaced-apart strips;
2 (d) etching the first layer in alignment with the strips formed from the second layers;
3 (e) forming insulating material between the strips of first layer material and the strips
4 formed from the second layers;
5 (f) forming a third layer of conductive material on the insulating material and the
6 strips formed from the second layer;
7 (g) forming a plurality of fourth layers for defining memory cells of the second level;
8 (h) patterning the fourth layers into a plurality of parallel, spaced-apart strips, the
9 strips formed from the fourth layers running generally perpendicular to the strips formed
10 from the first layer;
11 (i) etching the third layer and the strips formed from the second layers in alignment
12 with the strips formed from the fourth layers.

13
14 68. The process defined by claim 67 including forming a fifth layer of conductive
15 material on the strips formed from the fourth layer;
16 patterning the fifth layer into a plurality of parallel, spaced-apart conductors running
17 generally perpendicular to the strips in the fourth layer; and,
18 etching the strips formed from the fourth layer in alignment with the conductors
19 thereby defining additional memory cells.


20
21 69. The process of claim 67 repeating steps (a) through (i).

22
23 70. The process defined by claim 69 with the steps of claim 68.
24

1 71. The process defined by claim 67 repeating the steps (a) through (f) a
2 plurality of times.

3
4 72. The process defined by claim 71 with the steps of claim 68.

5
6 73. The process defined by claim 67 wherein a dielectric is applied and a
7 planarization step occurs after the etching of the first layer and prior to the forming of the
8 third layer.

9
10 74. The process defined by claim 73 wherein the planarization comprises
11 chemical-mechanical polishing. 

12
13 75. The process defined by claim 67 including depositing an insulator and
14 etching it back to planarize the structure and opening electrical contacts to the strips formed
15 from the second layer between steps (d) and (e).

16
17 76. The process defined by claim 67 wherein the plurality of second layers and
18 plurality of fourth layers each comprise layers of polysilicon and silicon dioxide.

19
20 77. The process defined by claim 76 wherein the polysilicon is doped such that
21 each memory cell includes a diode.

22
23 78. The process defined by claim 76 wherein the silicon dioxide in each layer
24 forms part of an antifuse.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

79. The process defined by claims 67 or 73 wherein a planarization step occurs after the forming of the second layers and before the forming of the third layer.

80. The process defined by claim 79 wherein the planarization is performed by chemical-mechanical polishing.

81. The process defined by claim 79 including forming openings for contacts after the planarization.

82. The process defined by claim 76 wherein the polysilicon is deposited at low temperature using chemical vapor deposition.

83. The process defined by claim 67 including the deposition of a barrier metal layer after the forming of the first layer and prior to the forming of the second layers.

84. The process defined by claim 67 including the deposition of a barrier metal layer after the forming of the third layer and prior to the forming of the fourth layer.

85. The process defined by claim 67 wherein the fabrication includes the fabrication of contacts and where contact openings are made followed by the deposition of silicon into the openings.

86. The process defined by claim 67 including the use of ion implanted silicon.

1

2 87. The process defined by claim 67 including the use of in-situ doped silicon.

3

4 88. The process defined by claim 87 wherein the silicon is deposited using
5 LPCVD.

6

7 89. The process defined by claim 87 wherein the silicon is deposited using
8 PECVD.

9

10 90. The process defined by claim 87 wherein the silicon is deposited using
11 PVD.

12

13 91. The process defined by claim 87 wherein the silicon is deposited using
14 UHVCVD.

15

16 92. A memory comprising:

17 a monocrystalline silicon substrate with row address decoders and column
18 address decoders and input/output circuitry formed on and in the substrate;

19 a memory array having a plurality of column conductors and row conductors formed
20 above the substrate and being electrically coupled to the decoders and input/output circuitry;

21 the array comprising a first plurality of levels each having spaced-apart, parallel,

22 generally coplanar row conductors;

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

1 a second plurality of levels interleaved with the first plurality of levels, each having
2 spaced-apart, parallel, generally coplanar column conductors generally perpendicular to the
3 row conductors;

4 and a plurality of memory cells between each of the levels, each cell being
5 connected to one of the row conductors and one of the column conductors.

6
7 93. The memory defined by claim 92 wherein the column decoders and
8 input/output circuitry are folded under the array and coupled to the column conductors.

9
10 94. The memory defined by claim 92 wherein the array is divided into a plurality
11 of subarrays.

ADD
B1

100
C27